+ Post New Thread
Results 1 to 5 of 5

6th January 2018, 00:27 #1
 Join Date
 Dec 2014
 Posts
 42
 Helped
 0 / 0
 Points
 769
 Level
 6
What is the Total Negative Slack
Hello everyone
I am new using Vivado, where I used to use ISE suit design
when I synthesize my design, to calculate the max frequency that may the system work, I get only two parameters in timing report which are
Worst Negative Slack and the Total Negative Slack
what do these two factors mean?
and do these parameters related in somewhat to the maximum frequency that a system can operate, and if not where can I find the maximum frequency
thanks in advance

6th January 2018, 00:27

6th January 2018, 03:25 #2
 Join Date
 Sep 2013
 Location
 USA
 Posts
 6,386
 Helped
 1548 / 1548
 Points
 27,966
 Level
 40
Re: What is the Total Negative Slack
Total negative slack is the added up value of all the path negative slacks for every endpoint. e.g. if you have three failing paths that have 0.1, 0.2 and 1.1 then the total negative slack is 1.4 (0.1+0.2+1.1)
in this example the worst negative slack is 1.1 which is the biggest negative slack value (i.e. the path with the worst violation).
If you don't provide any clock constraint then you shouldn't even get a result (or the result is 0) for slack as Vivado won't try to run STA on the design.
2 members found this post helpful.

6th January 2018, 03:25

6th January 2018, 14:57 #3
 Join Date
 Dec 2014
 Posts
 42
 Helped
 0 / 0
 Points
 769
 Level
 6
Re: What is the Total Negative Slack
Ok, that is good, but now, how can I know the worst negative slack in my design
For your information, I made my design in Xilinx system generator and then obtained the reports in Vivado

6th January 2018, 14:57

6th January 2018, 15:55 #4
 Join Date
 Apr 2016
 Posts
 1,086
 Helped
 196 / 196
 Points
 5,179
 Level
 17

6th January 2018, 16:17 #5
 Join Date
 Dec 2014
 Posts
 42
 Helped
 0 / 0
 Points
 769
 Level
 6
Re: What is the Total Negative Slack
maybe your processor is faster than my processor
+ Post New Thread
Please login