Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulating 6 sigma CMOS device variations in Cadence Spectre

Status
Not open for further replies.
A

analogTechie

Junior Member level 1
Joined
Nov 2, 2004
Messages
15
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,281
Location
USA
Activity points
170
Hi all,

Could anyone comment (or share references) on simulating device variations in Cadence Spectre, particularly using the "VTA adder" methodology ? Thanks ~!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top