Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Spyglass constraint to enalbe Latch in Capture mode / make it transparent

Status
Not open for further replies.
T

testlogin21

Newbie
Joined
Mar 25, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Hi All,
what constraint to be used in Spyglass DFT to make LATCH as transparent during capture mode.

I tried adding test_mode signal to enable pin of latch. this is giving Scan_07 errors.

Thanks,
Amar.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top