Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Error in interface connection

Status
Not open for further replies.

muthu7495

Junior Member level 1
Joined
Apr 18, 2017
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
147
Hi ,

I am getting following error. Please someone give idea about this error.

Error:
*E PCIONC expression connected to an 'inout' port must be collapsible..


Interface instance

Code Verilog - [expand]
1
DDR4_if mic_ddr_if();


Dut instance

Code Verilog - [expand]
1
ddr_chip ddr4 (.iDDR4(mic_ddr_if))



Below I mentioned the interface file...


Code Verilog - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
interface DDR4_if #(parameter CONFIGURED_DQ_BITS = 8) ();
timeunit 1ps;
timeprecision 1ps;
import arch_package::*;
parameter CONFIGURED_DQS_BITS = (16 == CONFIGURED_DQ_BITS) ? 2 : 1;
parameter CONFIGURED_DM_BITS = (16 == CONFIGURED_DQ_BITS) ? 2 : 1;
logic[1:0] CK; // CK[0]==CK_c CK[1]==CK_t
logic ACT_n;
logic RAS_n_A16;
logic CAS_n_A15;
logic WE_n_A14;
logic ALERT_n;
logic PARITY;
logic RESET_n;
logic TEN;
logic CS_n;
logic CKE;
logic ODT;
logic[MAX_RANK_BITS-1:0] C;
logic[MAX_BANK_GROUP_BITS-1:0] BG;
logic[MAX_BANK_BITS-1:0] BA;
logic[13:0] ADDR;
logic ADDR_17;
wire[CONFIGURED_DM_BITS-1:0] DM_n;
wire[CONFIGURED_DQ_BITS-1:0] DQ;
wire[CONFIGURED_DQS_BITS-1:0] DQS_t;
wire[CONFIGURED_DQS_BITS-1:0] DQS_c;
logic ZQ;
logic PWR;
logic VREF_CA;
logic VREF_DQ;
endinterface



Thanks
Venkat
 
Last edited by a moderator:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top