Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What about the rule for dummy metal on logic metal
I need to connect the metal pin to the gate
I used the M1-PO via and extended the metal layer to connect with metal pin
DRC doesn't allow placing the metal pin on the via.
so I extended the layer .
There was a problem with distance of metal pin from the other metal layers (min is 2um)
Hence, i adjusted the location of the pin but still got the error.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.