Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Function 'test' could not be resolved in HLS

Status
Not open for further replies.
M

mouhamedmb

Newbie level 1
Joined
Oct 27, 2017
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
Hello,
I have the following errors in test file of my project ,first when when launching the C simulation I have a problems:

Code: 
INFO: [SIM 2] *************** CSIM start ***************
WARNING: [SIM 51] HLS only supports CLANG compiler in Linux.
INFO: [SIM 4] CSIM will launch GCC as the compiler.
Compiling ../../../../codegen/lib/testtestphase/examples/main.cpp in debug mode
../../../../codegen/lib/testtestphase/examples/main.cpp:33:26: fatal error: rt_nonfinite.h: No such file or directory
compilation terminated.
make: *** [obj/main.o] Error 1
CRITICAL WARNING: [SIM 100] 'csim_design' failed: compilation error(s).
INFO: [SIM 3] *************** CSIM finish ***************

second when I open the file test reports these errors.
multiple markers at this line

-Function 'testph' could not be resolved;
-symbol 'testph'could not be resolved;

#
Code C - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

define MCR_SIZE 60
void testtestphase (AXI_VAL in_stream[MCR_SIZE], AXI_VAL out_stream[3*MCR_SIZE], volatile ap_uint<1> *hw_trig)
{
    // Map ports to Vivado HLS interfaces
    #pragma HLS INTERFACE ap_fifo port=in_stream
    #pragma HLS INTERFACE ap_fifo port=out_stream
 
    // Map HLS ports to AXI interfaces
    #pragma HLS RESOURCE variable=in_stream  core=AXIS metadata="-bus_bundle INPUT_STREAM"
    #pragma HLS RESOURCE variable=out_stream core=AXIS metadata="-bus_bundle OUTPUT_STREAM"
    #pragma HLS RESOURCE variable=return core=AXI4LiteS metadata="-bus_bundle CONTROL_BUS"
    #pragma HLS INTERFACE ap_none register port=hw_trig
 
    dut_testtestphase <float, 60, 1*60, 4, 5, 5>(in_stream, out_stream, hw_trig);
 
    return;
}


t1.PNG
t2.PNG
t3.PNG
 
Last edited by a moderator:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top