Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register vs BRAM vs slice count

Status
Not open for further replies.

Tarunfpga1

Newbie level 4
Joined
Apr 23, 2017
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
66
In my code there is a 80-bit register which is used and after synthesizing the code the no. of slices are 56, no. of LUTs are 224 and no. of Registers are 216. But in that code i replaced 80-bit register with BRAM (single port, synchronous, in write first mode) and after synthesizing this code the no. of slices are 90, LUTs are 229 and Registers are 136. So, it is understood that no. of registers will decrease so 216-80=136. But why no. of slices are increasing by 35 ? i have checked in the planhead tool and also in synthesis report that BRAM is not implementing in slices it is implementing in the alloted BRAM for fpga device.
i have used virtex 5 fpga.
Thanx!
 

LUT count is approximately the same. Some of the LUTs were probably buried in the slices with the 80-bits of the register. So the design didn't need the extra slices to implement those LUTs. In this case it's probably more efficient to use FFs than use a BRAM.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top