Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Do higher metal layers consume more power

Status
Not open for further replies.
I

identical

Member level 1
Joined
Feb 10, 2015
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
225
If I switch out an M1 layer with M10 this will reduce the delay since R is less for higher M. But how does this affect power consumption provided there are no adjacent interconnects (No interwire capacitance). The self capacitance is higher , so does that mean M10 consumes more power than M1?
 

no higher M lesser PWR Consumption..i think so
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top