Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

regarding the parallelism in vivado HLS

Status
Not open for further replies.
S

sai_shashi

Junior Member level 3
Joined
Jan 20, 2017
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
240
HI there,

I have an algorithm which has many for loops and i am using vivado HLS for pipeling the algorithm and run on FPGA. How will i know where exactly to parallelize?
Can i PIPELINE all the for loops.?
Will the coordination of the for loops be taken care?

Thank you in advance..
 

If the for loops are to do something in sequence, e.g. a shift register producing a serial bit stream, then you can't make it parallel as making a shift register parallel will mean it no longer functions as a shift register.

So without a lot more information, only you can decide if something can be made parallel or not.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top