Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog error: near text "wire" expecting a direction

Status
Not open for further replies.

nizdom

Member level 2
Joined
Feb 21, 2016
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
358
What do you mean by this error?
 

It means that near the text "wire", it expects a direction.

The direction would usually be in, out or inout.

Fairly self explanatory.
 
The direction would usually be in, out or inout.

In Verilog this would be input, output, and inout.

You should have posted the code. If you have an error that is this basic in your code you likely have other errors too.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top