Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

transfer data from spi master to spi slave.

Status
Not open for further replies.
now i can send data from master to slave ..

but i cant send data from slave to master..
 

Hi,

but i cant send data from slave to master..
Click to expand...
Again the same annoying questions:
* WHY can't you?
* WHAT have you done?
* WHAT do you expect?
* WHAT do you see instead?

Klaus
 

maybe becuz when i assign the sclk in pmod connector im getting this error ..

ERROR:place:1108 - A clock IOB / BUFGMUX clock component pair have been found
that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
IOB component <sclk> is placed at site <K2>. The corresponding BUFG component
<sclk_IBUF_BUFG> is placed at site <BUFGMUX_X2Y3>. There is only a select set
of IOBs that can use the fast path to the Clocker buffer, and they are not
being used. You may want to analyze why this problem exists and correct it.
If this sub optimal condition is acceptable for this design, you may use the
CLOCK_DEDICATED_ROUTE constraint in the .ucf file to demote this message to a
WARNING and allow your design to continue. However, the use of this override
is highly discouraged as it may lead to very poor timing results. It is
recommended that this error condition be corrected in the design. A list of
all the COMP.PINs used in this clock placement rule is listed below. These
examples can be used directly in the .ucf file to override this clock rule.
< NET "sclk" CLOCK_DEDICATED_ROUTE = FALSE; >
ERROR:pack:1654 - The timing-driven placement phase encountered an error.
Click to expand...
 

maybe becuz when i assign the sclk in pmod connector im getting this error ..
Click to expand...
Not particularly due to clock connection, I think. But the tx shift register is an awful combination of asynchronous and synchronous logic, hard to decide if can work at all in synthesized hardware.

Unless sclk is very fast (e.g. > 10 MHz), you won't use it as direct register clock. But if you do, also initial shift register load should be performed synchronously.
 

can u tell what i should edit in the code to make slave transmit ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top