Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is XGMII interface DDR ?

Status
Not open for further replies.
S

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
Hello,

Does the XGMII communication interface clock data on both rising and falling edges of the clock ?
 

Yes, just review IEEE 802.3 section 3, clause 46.
 
  • Like
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
just review IEEE 802.3 section 3, clause 46.
Click to expand...
I most gladly will - as soon an Santa sends me an IEEE username & password...

1. Can you suggest a good source of information on the XMGII interface other than the official document ?
2. Same thing about XAUI.
 

The standard is covered by the free "IEEE Get" program
 
  • Like
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Thanks for pointing it out.
I'm looking at section 3 - no clause 46 in it. Perhaps you have an older version of the document(?)
I see clause 46 in section 4 - it's named: "Reconciliation Sublayer (RS) and 10 Gigabit Media Independent
Interface (XGMII)".

Can you point me to the sentence that metions the DDR ?
 

Yes section 4, just a typo. You can see the DDR clocking in Figure 46-12.
 
  • Like
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top