Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Sequential to Combinatorial

Status
Not open for further replies.

keyboardcowboy

Member level 2
Joined
Mar 4, 2010
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,612
So I have been given verilog source code which is completely sequential (everything inside always @(posedge) block). I am required to convert this code into combinatorial, and sequential, convert the logic to combinatorial, and use sequential only to add flip flops between outputs of one part of the logic to the input of next part of combinatorial logic. How should i go about doing this conversion, are there any set of rules??
 

The question is not very clear. Do you want the functionality to remain the same? Or do you want to speed up tasks by cutting down on clock cycles..
 

The functionality should remain the same, right now all the logic is inside the sequential block, after conversion the logic should be inside the combinatorial block while the sequential block should only contain flip flops
 

Do you mean that right now you have an always@(posedge ..) block having all the logic within it which you need to convert into a combinational block and still retain the original always block?
If that is the case take the logic out of the original block and transfer it to another always@(*) block or accomplish the same using assign statement/conditional operator. Take the output of this logic into another always@(posedge...) block and drive the original bus.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top