Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm pretty sure that there's no such thing.
The ability to tell which code can or cannot be synthesized to real logic is an integral ability of any synthesis tool - once the tool sees something "illegal" the implementation process stops with an error.
It certainly doesn't separate synthesizable and non synthesizable logic apart - this is your job.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
