Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help me design a map in CPLD and check its functionality with Chipscope

Status
Not open for further replies.
V

vaf20

Full Member level 3
Joined
Jan 27, 2003
Messages
174
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,479
hi again
i want to map a design in a CPLD and then check it's functionality.this CPLD mounted on a board and is a part of close loop with other.it seems functionality will be checked with ChipScope during circuit's normal operation.
could anyone tell me how it would be?
tnx
 

chipscope cpld status

Chipscope does not support CPLD! You have to try it on FPGA
 

chipscope qick start guide

why CPLD's are not supported by ChipScope? JTAG chian is the same as FPGA.
 

what is chipscope

really sorry for my misunderstanding!
which rule play RAM in chipscope?
tnx ahead
 

cpld coolrunner chipscope

RAM is used to store captured data. You define condition which will be used as a trigger for internal data capturing in real-time. After that you can download this data from FPGA through JTAG to analyse in PC. CPLD has no memory (just limited number of FFs), so there is no place to store captured data.
 

debugging with chipscope stimulus

Does anyone have a good quick start on ChipScope?
tnx again
 

xilinx chipscope training

what if i am using a vio core? i think it does not need a ramblock?
 

cpld chipscope

Altera has In-system Sources and Probes Editor that allows on-line debugging also with CPLD, with limit acquisition capabilities, but unlike Chipscope/SignalTap also as a stimulus. May be Xilinx has something similar?
 

cpld/chipscope

Try Scanseer. It's a boundary-scan software like ChipScope, but it works with any chips that supports boundary-scan, not only Xilinx FPGAs. So it should work fine with your CPLD.
 

Re: cpld/chipscope

Joe Black said:
Try Scanseer. It's a boundary-scan software like ChipScope, but it works with any chips that supports boundary-scan, not only Xilinx FPGAs. So it should work fine with your CPLD.
Click to expand...
Update about Scanseer: Scanseer was rebranded and is now called TopJTAG Probe. It's available here: http://www.topjtag.com/probe/
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top