Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

convolutional encoder output xilinx

Status
Not open for further replies.
R

rameshrai

Full Member level 3
Joined
Aug 16, 2010
Messages
158
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,272
Hello,

I am trying to use the convolutional encoder ip core in xilinx. Why is the output not showing?

1.png

the input is 1 bit and output is 2 bit

thanks
 

Presumed the IP is O.K., you might have forgotten to stimulate the reset input in your testbench.
 

The Xilinx encoder core I know has a reset input.

But it's unclear which you are using, how it was generated and if it's configured correctly.
 
hi,

i checked again, the reset isn't there. i used the ip and simple instantiated it with the main design, created testbench for data input as shown but i wonder why the output is not showing any output

- - - Updated - - -

hi,

u r right there is reset called synchronous reset(SCLR) which even don't sound like reset from SCLR but more like clear though i knew there is almost always pin to reset

but do you think it's because of this?
 

In hardware CLEAR and RESET are pretty much synonymous.

A reset clears the hardware to a known predefined state.
 
right, clear and reset means the same, i should have noted this

thanks i will check this
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top