Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Limitations and Advantages with Partial Reconfiguration in FPGAs

Status
Not open for further replies.
M

msdarvishi

Full Member level 4
Joined
Jul 30, 2013
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,349
Hello everybody,

Can any one let me know the limitations and advantages associated with Partial Reconfiguration in FPGAs? Are there extra special limitations and advantages for Partial Reconfiguration in Xilinx Virtex FPGAs as well?

Thank you,
 

It depends on the FPGA vendor and even the specific model.

You would need to refer to the specific FPGA data sheet, because even with a vendor like Xilinx there are limitations per device model.

Also it is the sheer amount of work involved, but you would know this if you followed up with some research and looked at the open-source designs using such approaches.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top