Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

adaptive CMOS buffers for clock trees

Status
Not open for further replies.

meeyaw

Junior Member level 3
Joined
Nov 29, 2010
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,482
Hi all,

Is anyone here started/already designing clock trees/mesh using adaptive CMOS buffers? Then, what are the things to consider in doing those things.

I've asked this as I was trying to do a self-research on CMOS buffer implementations.

Thank you very much for the answers.
 

To clarify the query above, when I say adaptive, it means that the design is stable across PVT, or its slew rate is adjustable to the number of loads it drives or the drive current - some sort of like that.

I have asked this because I want to see other ways of designing clock buffers for distribution trees aside from conventional CMOS inverters and integrating DLLs for skew adjustment. Thanks for any insights you may give.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top