Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Parity bit checking in VHDL

Status
Not open for further replies.
G

gnudaemon

Member level 1
Joined
Sep 16, 2004
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
338
parity bit vhdl

Hi,
I'm looking for an EFFICIENT algorithm to count number of bits '1' from an input of std_logic_vector type.
Thanks in advance
@gnudaemon
 

parity checker vhdl

Hello gnudaemon,

What do you mean with efficient? In speed or in area?

Bye,
cube007
 

parity vhdl

XOR all your databits for checking parity.. reduce the number of levels in combo logic for less delay.
 

vhdl parity check

Below is an example of Parity Check in VHDL, let me know if you need more information on how to check Parity.


-- ******************************************************************
-- parity check
-- high for odd numbers of ones
-- low for even numbers of ones
--
-- ******************************************************************

w_parity <= (r_sdata xor r_shift_in xor r_shift_out
xor r_srl_data_out xor r_rng_trig
xor r_max_stc xor r_rf_gate xor r_at_gate);
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top