Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

setup check and hold check on clock gating paths

Status
Not open for further replies.
G

G.Satheesh Kumar

Newbie level 6
Joined
Jan 23, 2013
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bengalore/hyd
Activity points
1,356
hello every one...

can anybody clearly explain about checking of setup and hold violations in clock gating path
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top