Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Signals with multiple drivers as wire

Status
Not open for further replies.
A

asic_learner

Newbie level 5
Joined
May 8, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,383
Signals with multiple drivers

Hi everyone,

I'm having a doubt.
Why signals with multiple drivers should be wires only, why can't they be reg or logic while declaring signals in verilog?

Thanks in advance
 
Last edited:

1-a register will be replace physically by a flop and the output couldn't by driven by an other cell, right?
2- a wire could connect two tris state outputs.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top