Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MIPS instruction cycle CPI for 4 stage Pipeline

Status
Not open for further replies.

mirshany

Newbie level 2
Joined
Oct 30, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
add $s0, $s1, $s2 is a MIPS instruction. It will take how many cycle in 4 stage single Pipeline. We assume that it is not equal to 1 CPI per stage. So what should be formula or procedure.
My purpose is that one transactional slice which consist any two MIPS instructions take how many cycles to complete in 4 stage pipeline. No Hazards, No delay, No Branching.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top