Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
type in VHDL is enumeration I guess.. there is no equivalent in verilog.. however you can use "parameter" for decalring states which can be used for the same purpose in VHDl..
corresponding to wire.. you can use "signal"
but reg in verilog can also be a signal in VHDL
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
