Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Some questions about SDR SDRAM

Status
Not open for further replies.
S

spman

Advanced Member level 4
Joined
Aug 15, 2010
Messages
113
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,061
Hi
I want to drive a MT48LC SDR SDRAM with Xilinx XC3S400. I couldn't find any core.
Would someone please tell me how is scheduling of REFRESH?
What is difference of REFRESH and PRECHARGE? When i need to perform a PRECHARGE?

I would drive the SDRAM in the easiest manner. Just write some data and read it. Where should i start?
Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top