Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

IIR filter design for FPGA

Status
Not open for further replies.

arash rezaee

Member level 5
Joined
Sep 10, 2009
Messages
87
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,952
Hi every one. I used FDATOOL to generate chebyshev 2 IIR filter with sampling rate of 95KHz and clock frequency of 12.160MHz. I want to pass frequency from 0 to 15 KHz and stop it at 18KHz. From magnitude response of FDATOOL every thing is fine and it pass up to 15KHz with 0dB when attenuate for higher frequency. I generate HDL code with help of matlab and then use it in my project. But when the input is from 1Hz to 9KHz every thing is fine but above 9KHz it is not stable. why? Another question is, Is it better to design IIR filter ot FIR filter for audio processing?
Regards
Arash
 

95 kHz sampling rate sounds reasonable. What do you mean exactly with "but above 9KHz it is not stable"? Strictly spoken, FIR filters are stable by nature. Did you verify the filter operation in Matlab with the numeric resolution used in the FPGA implementation?

If you are implementing a Chebyshev filter of moderate order, IIR may result in less effort, but generally both should work.
 

Agreed 'above 9khz is not stable' is not a good description and is confusing. Please show data.

Is it better to design IIR filter ot FIR filter for audio processing?
From a fidelity standpoint, that is a much debated topic and there's lots of info out there.

From an engineering standpoint, that depends on your design requirements/specifications.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top