Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regarding cts problem

Status
Not open for further replies.

venkatramanan

Member level 4
Joined
Sep 24, 2011
Messages
69
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
bangalore
Activity points
1,685
if we are not given cts ?what problem will occur?using wire load model we take the delay then what is the purpose of cts?
 

The purpose of CTS is to make buffer tree to supply clock to every flop. You have to implement CTS physically on the chip to supply clock. Otherwise how your flops will get clock and function?
 
before cts we are setting clock is ideal.we are closing setuptime.same like we can clear hold problem?
 

one doubt regarding macro space formula
(width+spacing x number of pins /vertical routing layers) + spacing. width means either core widh or macro width?same like spacing and which pins either io pins or macro pins?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top