Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Set up and hold time problems in flip flop

Status
Not open for further replies.
V

VarunKumar89

Junior Member level 2
Joined
Oct 7, 2010
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,431
Hi all,

How the timing parameters - set up and hold time of a flip flop can be met, by using simple logic gates.
Please try to explain with some example and diagram.
Thanks
 

No, Sir, it is not a home work question. This was asked by an interviewer at a MNC to some one. He told the candidate to explain with diagram etc. That is why i posted this thread.

Thanks, Please reply me the answer.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top