Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Imagine a combinatorial cloud, with n inputs and m outputs, the combinatorial logic inside the cloud can be any combination of logic gates. If some of the outputs are fedback to some of the n-inputs, we have a combinational loop. This causes problems in timing analysis.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
