Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
put a transistor parallel to the load and make the control signal gate/base is proportional to the current in the load; so, when the current goes high the transistor turns on and sinks the current away
you can use the output stage current limiting cct schematic in OPAMP at Sedra and Smith book
tc
Shehata
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
