Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Gate Count Vs Slice Count

Status
Not open for further replies.
G

gpremala

Newbie level 6
Joined
Nov 9, 2009
Messages
13
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
India
Activity points
1,348
Device utilization
Number of Slices: 8004 out of 11264 71%
Number of Slice Flip Flops: 2665 out of 22528 11%
Number of 4 input LUTs: 15891 out of 22528 70%
Number used as logic: 7221
Number used as Shift registers: 3
Number used as RAMs: 8667

in the Device utilization which one should i take to calculate total gate count
in device
please help me
 

Gate count on FPGA device is very vague term, primarily due architecture dissimilarity when compared to ASIC. This is why gate count is always a rough approximation for FPGA.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top