Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are actually VGS and VDS in LTSpice schematics?

Status
Not open for further replies.
K

kickbeer

Full Member level 3
Joined
Nov 7, 2008
Messages
162
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,356
LTSpice question

hallo,

Can somebody explain me what are actually VGS and VDS in LTSpice schematic. I tried to find the explanation in help topic but they are not explained there. Thx in advanced
 

Re: LTSpice question

try this one form here you will got answer your question.

**broken link removed**

hth,
shitansh
 

Re: LTSpice question

kickbeer said:
hallo,

Can somebody explain me what are actually VGS and VDS in LTSpice schematic. I tried to find the explanation in help topic but they are not explained there. Thx in advanced
Click to expand...

The initial condition specification using IC=VDS (drain-source voltage) and VGS (gate-source voltage) is for use with the UIC option on the .TRAN control line, when a transient analysis is desired starting from other than the quiescent operating point.
That means these are default values which are used only when the UIC option is enabled.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top