Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

a question about delay difference

Status
Not open for further replies.
U

ustc23

Newbie level 4
Joined
Sep 10, 2008
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
A,B,C is 8bit integer，Z=A*B，Z=A*B+C，pls compare the delay difference between two designs，in unit of gate（e.g.：the difference is 4 Full Adder + 1 MUXs）
pls explain the result in detail :)
Thank you!
 

The area saving methord may different just in a level of 3->2 Wallace tree(the name may wrong). The MUL design is usually booth encoding + wallace tree + a final adder. You can search more info on MUL design to know more about it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top