Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the differences between signal assignments and variable assignments in VHDL?

Status
Not open for further replies.

ASIC_intl

Banned
Joined
Jan 18, 2008
Messages
260
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
0
What are all the differences between signal assignments and variable assignments in VHDL?
 

Re: VHDL

Hi
<= is for signal assignment, but
:= is for variable assignment.
 

Re: VHDL

variable assignment cause variables to get their values instantaneously, while signal assignment always cause signals to get their values at a later time (atleast a delta delay)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top