Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A problem for the explanation of +race=all in VCS help

Status
Not open for further replies.
G

gonewithstone

Newbie level 5
Joined
Jun 16, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
Below is the explanation of "+race=all" in VCS help. But I can't completely understand it. Does it mean if don't use this option, the VCS will ignore the potential race in the source code? And if there's a real race exist in the source code, the VCS won't report it if No use the option "+race=all" when compile?

+race=all
Analyzes the source code during compilation to look for coding styles that cause race conditions.
 

It means if you use this option, vcs will attempt to find out your code that vcs thinks is irregular. It does not means that your code has something wrong. It only means your code does not match its coding standard.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top