anoop12
Member level 5
This is a small module.
The inputs are
1) address(1:0)
2) rst1,rst2,rst3
and outputs are
en1,en2,en3.
If address is "00 then en1='1'
If address is "01 then en2='1'
If address is "10 then en3='1'
if rst1='1' then en1='0'
if rst2='1' then en2='0'
if rst3='1' then en3='0'
can anyone provide vhdl code for this?
The inputs are
1) address(1:0)
2) rst1,rst2,rst3
and outputs are
en1,en2,en3.
If address is "00 then en1='1'
If address is "01 then en2='1'
If address is "10 then en3='1'
if rst1='1' then en1='0'
if rst2='1' then en2='0'
if rst3='1' then en3='0'
can anyone provide vhdl code for this?