Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Fast-Track course on Verification Using SystemVerilog @ BLR

Status
Not open for further replies.

aji_vlsi

Advanced Member level 2
Joined
Sep 10, 2004
Messages
643
Helped
85
Reputation
170
Reaction score
12
Trophy points
1,298
Location
Bangalore, India
Activity points
4,944
asic verification course+cost

Fast-Track course on Verification Using SystemVerilog - Bangalore


Quick facts
When: 6th or 7th June (Fri/Sat)
Where: Bangalore, CVC Office (Ground Floor) (http://www.noveldv.com/contactus.html)
Cost: Rs. 2500 /- onwards (See below for details)
Contact: cvc.training @ gmail.com, +91-9916176014, +91-80-41495572

What’s SystemVerilog?

IEEE 1800, SystemVerilog is the de-facto language for Digital system Verification (and Design).
Almost every ASIC team is either using it or plan on using it in the next project!
It is a major extension to Verilog-2001, adding significant new features to Verilog for
verification and design. Enhancements range from simple enhancements to existing
constructs, addition of new language constructs to the inclusion of complete
Object-Oriented paradigm features.

What’s a Fast-Track course?
A Fast-Track process is intended to cut short detailed explanations aimed at getting
to the core of the subject ASAP. CVC’s Fast-Track courses are intended for engineers
with little extra time to spare, yet would like to learn the new and advanced
verification techniques. In 1-day we cover the essential sub-set of SystemVerilog
and enable to you develop complex testbenches using advanced techniques such as
OOP, Constrained Random Verification and Coverage Driven Verification. As it is really
time bound we will not delve into rationales on many aspects, instead will focus on
getting you hands-on with the language.

Who should attend?

Practicing Design and Verification engineers with tight project schedules are ideal
attendees. DV managers will equally find it useful as they can grasp the complexity of
SV in 1-day without bothering about the nitty-gritty in great detail.

What’s the cost?
That is a no-brainer question, isn’t it? We understand and appreciate the cost conscious
landscape of our region. That’s why we have innovative cost structure as shown below.

The basic cost of this course is Rs. 4,000 /- per attendee. As a limited period offer, we are
glad to announce “The more-the-merrier” scheme. If you pool in more folks you get more
discounts. For every other attendee that you bring along, you get Rs. 500 /- discount – for
BOTH the attendees (subjected to a minimum of Rs. 2500 /-), can it get better than this J?

Here is a simple table showing the offer in numeric:

No. of attendees | Cost per attendee | Your savings (total)
2 3500 1000
3 3000 3000
4 (and above) 2500 6000+

Venue details

CVC Office (Ground Floor) (http://www.noveldv.com/contactus.html)
Date: 2 potential dates:
Friday 6th June at 8.30 AM
Saturday 7th June at 8.30 AM

How do I register for a class?

To attend this class, confirm your registration by sending an email
to cvc.training @ gmail.com. +91-9916176014, +91-80-41495572
Please include the following details in your email:

Name:
Company Name:
Official Email ID:
Contact Number:
Preferred Date: 6th or 7th June (Friday or Saturday)

Are there extended versions of these courses?

Of-course yes! Our flagship trainings on Verification Using SystemVerilog are originally
designed for 3 variants:
• A 10-day class with extensive labs and a complete project (suitable for students, jobseekers)
• A 3-day class and
• A 2-day class
So, depending on how much time you can invest, you pick the one appropriate to you.
Needless to say – the more time you invest, the better you master this amazingly powerful language.


Trainer Profile
Ajeetha Kumari, Design Verification Consultant
* Has 8+ years of experience in Verification
* Co-authored leading books in the Verification domain.
* Presented papers, tutorials in various conferences, publications and
avenues.
* Worked with all leading edge simulators and formal verification
(Model Checking) tools.
* Conducted workshops and trainings on PSL, SVA, SV, VMM, E, ABV, CDV
and OOP for Verification
* Holds M.S.E.E. from prestigious IIT, Madras.
 

ieee1800 ppt

Aji please give more details about the facilities and working tools your company can provide because 2500 Rs if i do not mistake is around 60-70 USD and 70 USD per day is a very expensive tour if you can only get some PPT and introduction ...
 

verification using systemverilog

atena said:
Aji please give more details about the facilities and working tools your company can provide because 2500 Rs if i do not mistake is around 60-70 USD and 70 USD per day is a very expensive tour if you can only get some PPT and introduction ...

We have 4 hands-on Labs and have VCS and Questa as tools. BTW the next session will be scheduled in 2 weeks, if interested. We might make it to 5 labs based on some feedback. It is a challenge to fit it all in 1 day but the just finished course feedback is extremely positive so we are quite happy about it!

Cheers
Ajeetha, CVC
www.noveldv.com
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top