Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Replication operator symbol - in VHDL language

Status
Not open for further replies.
V

vnandanece

Newbie level 2
Joined
Mar 15, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
what is replication operator

hi friends,


I need the replication operator in vhdl language, as like {a{b}} in verilog, please help me it's to urgent
 

operator symbols of the languange

To my knowledge, VHDL has no similar operator. It has array aggregates with positional or named notation. E. g.
Code: 
signals var: std_logic_vector(0 to 8);
var <= (3 to 4 => ’0’, others => ’1’);
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top