Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to find the operating frequency for an ASIC?

Status
Not open for further replies.
D

daskk62

Guest
I made a verilog code for an up counter. I synthesized it in cadence genus tool by setting the clock frequency 30 MHz. After that I made a layout in Cadence Innovus tool for the same. Now my question is, how to find at what frequency my up counter ASIC will work? In FPGA the same verilog code was working at a clock rate of 20 MHz.
 

Hi,

The usual way is to set the timing constraint first, then the compiler should optimize it to match the specifications.

If you first set to 30MHz ... then there is no reason for a compiler to design/optimize it for higher frequency.

Klaus
 

I made a verilog code for an up counter. I synthesized it in cadence genus tool by setting the clock frequency 30 MHz. After that I made a layout in Cadence Innovus tool for the same. Now my question is, how to find at what frequency my up counter ASIC will work? In FPGA the same verilog code was working at a clock rate of 20 MHz.

The frequency is depend on process, design margin ,.. If your FPGA board signoff @20Mhz , there are no reason you increase @30Mhz if you dont want to face with setup timing violation ,..

Tiep Ngo
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top