Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

setup violation in physical designing

Status
Not open for further replies.

vinu114

Newbie level 1
Joined
Apr 12, 2018
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
How to fix the setup violation even after the path is fully optimized ? And commands… :)
 

There is no command to "fix" a setup violation. Setup violations indicate a problem with the design, so the design likely needs to be fixed.

The easiest way to fix setup constraints is to modify the RTL source.
Failing that, you'll need to ensure all multi-cycle and false paths are set.
Then worst case you could try a max delay constraint on the path.
 

First of all it is important to understand which path in the design is failing, trace it back to RTL code and the verify what are the timing constraints that has been defined for that path in the constraint file.

So to fix it either you have to modify the logic to satisfy the constraints or relax the constraints, whichever fulfills your design requirements.
 

How to fix the setup violation even after the path is fully optimized ? And commands… :)

You want to fix setup violation in "physical designing" ?
Does it mean you are in Layout phase ?

1. Check the STA status in early stages
If you are in layout phase, let check whether this path has violation in the placement phase, or synthesis phase.
If yes, please give the feedback to front end team also.
They have responsibility to take care the logic modification.

If no, this is layout issue. Please check the clock tree synthesis result regarding to clock latencies of this path.

2. you can make a useful skew to fix it. Just add buffer to change the clock latency to make the path MET.
But please take care its side-effect.

3. Please check if your design constraint have size-only/dont-touch attribute applied to the cell on the data path.
If there are, tool can not make it best effort in term of timing optimization.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top