asad_khan5130
Newbie level 4
Hello Everyone
I am learning VHDL. i want to design a register with four parallel flip flops with common clock. can anyone help me in this regard?
I am learning VHDL. i want to design a register with four parallel flip flops with common clock. can anyone help me in this regard?