Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Innovus (SoC Encounter) Post Layout Power Estimation

Status
Not open for further replies.

ranaya

Advanced Member level 4
Joined
Jan 22, 2012
Messages
101
Helped
4
Reputation
8
Reaction score
9
Trophy points
1,298
Location
Kelaniya
Activity points
2,164
Hi All,

Is there a way to estimate Post Layout Power consumption (against switching activities) along with parasitics in Innovus instead of doing spice simulation on the streamed out GDS in virtuoso ?

Thanks
 

Hi All,

Is there a way to estimate Post Layout Power consumption (against switching activities) along with parasitics in Innovus instead of doing spice simulation on the streamed out GDS in virtuoso ?

Thanks

post-layout? I assume you are talking about analog. If so, the answer is no, you cannot (easily) load an analog circuit into innovus and get power from it.
If you are talking about digital design, then the command is report_power.
 

Hi, no I was referring to a digital design after the P&R is performed. This is with parasitics of the layout, so that power estimate will be more accurate. Can report_power generate the power numbers based on switching activity ?
 

Hi, no I was referring to a digital design after the P&R is performed. This is with parasitics of the layout, so that power estimate will be more accurate. Can report_power generate the power numbers based on switching activity ?

Of course it can, that is all it does. The power reports get incrementally more detailed as you go through the implementation steps.
 

Hi, now I want to compare the power consumption between the synthesized design (design compiler) and the post layout design (Innovus) based on a switching activity file. The first one can be easily done by generating an .saif file from post synthesis simulation (requires synthesized netlist and .sdf file).

1. For the post layout activity file, I suppose I have to do the same simulation with post layout netlist and .sdf file (these are the only two ?) and this .sdf should have extracted parasitic delays ?

2. Innovus does not seem to accept .saif for report_power (does for VCD). If I use the .vcd for that, would the power comparison be 1 to 1 ?

Thanks
 

Hi, now I want to compare the power consumption between the synthesized design (design compiler) and the post layout design (Innovus) based on a switching activity file. The first one can be easily done by generating an .saif file from post synthesis simulation (requires synthesized netlist and .sdf file).

1. For the post layout activity file, I suppose I have to do the same simulation with post layout netlist and .sdf file (these are the only two ?) and this .sdf should have extracted parasitic delays ?

2. Innovus does not seem to accept .saif for report_power (does for VCD). If I use the .vcd for that, would the power comparison be 1 to 1 ?

Thanks

VCD is the preferred file format for Innovus.
All you need is a new VCD obtained from simulating the finished layout. The SDF file will capture the effect of parasitics.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top