mahmood.n
Member level 5
I have synthesized a combinational circuit with Quartus and I am able to see the mapped logic elements in the chip planner. My question is, how can I get the critical path delay since the logic elements are placed far away?!! I think four logic blocks should be placed close together.