Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pros of speeding up Digital portion of Mixed-Signal design?

Status
Not open for further replies.

Adam.Yakuvitz

Member level 3
Joined
Jun 6, 2007
Messages
57
Helped
21
Reputation
42
Reaction score
12
Trophy points
1,288
Location
Singapore
Activity points
1,695
Hello,

I am investigating a methodology to speed up digital portions of a mixed signal design for simulation acceleration purposes. I am looking at a technology from Cadence called Conformal - Custom that abstracts custom digital spice and abstracts that into boolean logic. The boolean logic can be run at a faster simulation speed in either fastspice or a verilog simulator. Before I proceed to doing this, I want to find out if others have tried these methods of speeding up digital portions of a mixed-signal design. Even if we speed it up, the bottleneck is still the analog simulation.

Can people express their views and opinions on this matter?

Thanks!
--
ay
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top