Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
can u please explain the phase offset in pfd-charge pump
and how i measure in cadence tool..\
please give me any doc thesis and realted material
regards\
For dead zone, it's the time the charge pump takese to respond and supply constant current .If the phase difference between the reference clock and the divider output is smaller than this time ,the PFD/CP can't detect it .To mitigate its effect, a delay is usually placed after the AND before the reset of the flip-flops which will cause an increase at both the UP and DOWN signals' periods with that delay and thus can make the pulses be detected by the CP .
Concerning the phase offset, I'm not sure, but if the UP current isn't equal to the DOWN current due to mismatch, non-linearity exists at the origin which has a severe effect on the delta-sigma noise at folds the high frequency noise to lower frequencies into the pass band of the PLL .To avoid that ,static phase offset is applied to move to a linear range i.e not operating at the origin .This is performed by applying a static constant current between the CP and the loop filter (you can consider that as applying cons current added to the CP current) .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.