Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

after cadence soc encounter flow

Status
Not open for further replies.
A

avg_emp

Member level 2
Joined
Nov 8, 2006
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,541
hi,

What all the files & directories we need to check out after the full flow?
How to understand them like slack file etc.?
When to judge our design ihas generated correct files & directories?
I guess may be after post optimization.


Thanks !!!
 

after full flow .. u mean after physical verification ?

or detailed routing?
u need to check timing and congestion!! separate timing reports can be generated at various stages .. n hence u gotta cross check ur timing of design n more over detailed routing will give u accurate timing violations... n when u clear all ur violations.. then u r ready for tapeout :D
Shiv
correct me if i am wrong
 

After P&R flow, you can export gds file into Virtuoso to merge SC, IO and other IPs. Then check drc and lvs. At the same time, you had better to extract RC to generate spef file, and use primetime read spef and verilog-netlist to check STA.
Can my answer meet your request?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top