Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
read in design
set input constraints like drive strength and arrival time.
set output constraints like load and output delay times.
define all clocks
define any false path and multi-cycle path in the design.
set clock skew and jitter tolerances.
define all input/output timing relationships between clock and ports
then use write sdc command
If you dont setup your design, the sdc output is not going to be correct.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
