Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
Responding to this post from a few weeks back. When I was at a prior company, we had taped out a chip using X-Arch. We had a achieved a 12% shrink using the X-Architecture. X-arch makes sense only for chips that are in high volume because the time investment required in doing an X-based place and route is high. I was part of the "normal" P&R team and our vendor helped with the X stuff.
--
ay
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
