Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In the sequencial circuit, output of flip flops going through cominatinal logic then, again, to flip flops inputs.
Thus delay would be combinational delay+setup time of flipflop.
hold time would be satisfied inherently.
I think more complete statement would be "hold time of single cycle paths doesnot depend on clock period"
For multicycle paths, depending on logic implementation, it can depend on clock period.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
