Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to minimize systematic offset ?

Status
Not open for further replies.
D

deepa

Full Member level 2
Joined
Jul 3, 2005
Messages
127
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,226
systematic offset

how to minimise systematic offset,,I have made the transistors of the same current density already but i still have 0.1mV offset.how to get rid of this value,,,does this happen due to finite gain or can it be rectified by some other means
 

systematic offset

Offset can't be killed at all.
Systematic offset is due to you circuit structure, not your layout. Gain is one issue, current density is another. How about Vds of different branch of current mirror?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top