Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VCS post simulation option, "+compsdf" and "+

Status
Not open for further replies.

tutu_xie

Newbie level 4
Joined
Apr 10, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,312
vcs +compsdf

Does this two guys conflict?
Seems when I simutaneously use this tow option in compile,
Post simulation waveform will not include the delay infomation.
 

vcs +compsdf

tutu_xie said:
Does this two guys conflict?
Seems when I simutaneously use this tow option in compile,
Post simulation waveform will not include the delay infomation.

+compsdf and what other option? Your post/subject is incomplete.

Ajeetha, CVC
www.noveldv.com
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top